

304-425

Assembler Synt

1.1. Introduction

Sun Microsystems' Sun-4 Assembler takes assembly language programs, as specified in this document, and produces relocatable object files for processing by the Sun-4 link editor. The assembly language described in this document corresponds with the SPARC instruction set defined in the *SPARC™ Architecture Manual*, Version 8, is intended for use on Sun-4s and SPARCStations.

1.2. Other References

You should also become familiar with the manual pages *as(1)*, *ld(1)*, *cpp(1)*, *a.out(5)*, and the *SPARC Architecture Manual*.

1.3. A Short Example

The following example illustrates how a short assembly language program n look.

```
/*
 * a simple program to copy a string
 * showing correct syntax, delay slots, and use of annul bit.
 * pseudo-operations:      .seg, .global, .asciz, .skip
 * synthetic instructions:  set, ret, retl, mov, inc, deccc, nop
 * numeric label:          1
 * symbolic substitution:  WINDOWSIZE
 */

#include <sun4/asm_linkage.h>

        .seg      "text"
        .global  _main
_main:
        save     %sp, -WINDOWSIZE, %sp
        set      str, %o          ! source string
        set      out, %o1         ! destination location
        call     _bcopy
        mov      24, %o2          ! delay slot, length to copy

        ret
        restore %o0, 0, %o0      ! return value from main

        .global  _bcopy
```

```

1:
    inc    %o0                ! inc from address
    stb   %o4, [%o1]         ! write to address
    inc   %o1                ! in the delay slot: inc to address

_bcopy:
    deccc %o2                ! dec count, set condition codes
    bge,a 1b                ! loop until done
    ldub  [%o0], %o4         ! delay slot, read from address
    retl                      ! leaf routine return
    nop                       ! delay slot

    .seg   "data"

str:
    .asciz "this is a sample string"

    .seg   "bss"

out:
    .skip  30                ! reserve 30 bytes

```

1.4. Syntax Notation

In the descriptions of assembly language syntax in this chapter, brackets “[]” enclose optional items, and the star “*” indicates items to be repeated zero or more times. Braces “{ }” enclose alternate item choices, which are separated from each other by vertical bars “|”. Wherever blanks are allowed, arbitrary numbers of blanks and horizontal tabs may be used.

The syntax of assembly language lines is:

```

[statement [ ; statement]*] [!comment]
[!comment]

```

1.5. Statement Syntax

The syntax of an assembly language *statement* is:

```

[label:] [instruction]

```

In the above syntax, *label* is a symbol name (described below), *instruction* is an encoded pseudo-op, synthetic instruction, or instruction, and *comment* is any text up to the line end.

1.6. Lexical Features

This section describes lexical features of the assembler’s syntax.

- Case Distinction** Upper and lower case are distinct everywhere, *except* in the names of special symbols (see below), where there is no case distinction.
- Comments** A comment is preceded by an exclamation mark; the “!” and all following characters up to the end of the line are ignored. C-style comments with “/*...*/” are also permitted, and may span multiple lines.
- Numbers** Decimal, hexadecimal, and octal numeric constants are recognized, and are written as in the C language. For floating-point pseudo operations, floating-point constants are written with `0r` or `0R` (for REAL) followed by a string acceptable to `atof(3)`: an optional sign followed by a nonempty string of digits with optional decimal point and optional exponent, or followed by a special name, shown below.
- The special names `0rnan` and `0rinf` represent the special floating-point values Not-A-Number and INFINITY, respectively. Negative Not-A-Number and Negative INFINITY are specified as `0r-nan` and `0r-inf`, respectively.
- NOTE* Notice that the names of these floating-point constants begin with a zero, not letter “O”

- Strings** Strings may be quoted with either double-quote (“”) or single-quote (‘’) marks. When used in an expression, the numeric value of a string is the numeric value of the ASCII representation of its first character.
- The suggested style is to use single quote marks for the ASCII value of a single character, and double quote marks for quoted-string operands, such as used by pseudo-ops. Here is some assembly code in the suggested style:

```
add    %g1, 'a'-'A', %g1    ! g1 + ('a' - 'A') --> g1
.seg   "data"
.ascii "a string"
.byte  'M'
```

The following escape codes are recognized in strings; they are derived from C:

<code>\b</code>	backspace
<code>\f</code>	formfeed
<code>\n</code>	newline (linefeed)
<code>\r</code>	carriage return
<code>\t</code>	horizontal tab
<code>\nnn</code>	octal value <i>nnn</i>

- Symbol Names** The syntax for a symbol name is:

```
{ letter | _ | $ | . } { letter | _ | $ | . | digit }*
```

Upper-case and lower-case letters are distinct, and the underscore, dollar sign, and period are treated as alphabetic characters.

Symbol names that begin with L are assumed to be compiler-generated local symbols, and, to simplify debugging somewhat, are best avoided in hand-coded assembly language routines.

The symbol "." is predefined, and always refers to the address of the beginning of the current assembly language statement.

NOTE By convention, system run-time routine names start with "." and names from C assembly language and £77 begin with a "_".

Labels

A label is either a symbol or a single decimal digit n (0...9). Note that a label immediately followed by a colon.

Numeric labels may be defined repeatedly in an assembly, whereas normal symbolic labels may be defined only once.

A numeric label n is referenced after its definition (backward reference) as nb , and before its definition (forward reference) as nf .

Special Symbols

Special symbol names begin with % so as not to conflict with user symbols, and include:

Table 1-1 *Special Symbols*

<i>Symbol Object</i>	<i>Name</i>	<i>Comment</i>
general-purpose registers	%r0 ... %r31	
general-purpose global registers	%g0 ... %g7	(same as %r0 ... %r7)
general-purpose "out" registers	%o0 ... %o7	(same as %r8 ... %r15)
general-purpose "local" registers	%l0 ... %l7	(same as %r16 ... %r23)
general-purpose "in" registers	%i0 ... %i7	(same as %r24 ... %r31)
stack-pointer register	%sp	(%sp ≡ %o6 ≡ %l4)
frame-pointer register	%fp	(%fp ≡ %i6 ≡ %s0)
floating-point registers	%f0 ... %f31	
floating-point status register	%fsr	
front of floating-point queue	%fq	
coprocessor registers	%c0 ... %c31	
coprocessor status register	%csr	
coprocessor queue	%cq	
program status register	%psr	
trap vector base address register	%tbr	
window invalid mask	%wim	
Y register	%y	
unary operators	%lo %hi	(extracts least significant 10 bits) (extracts most significant 22 bits)

There is no case distinction in special symbols; therefore using something like %PSR is equivalent to %psr. Use of all lower-case is the suggested style. The lack of case distinction allows for the use of non-recursive preprocessor

substitutions, such as

```
#define psr %PSR
```

The special symbols `%hi` and `%lo` are true unary operators which can be used on any expression, and like other unary operators have higher precedence than binary operations. For example:

```
%hi a+b ≡ (%hi a)+b
%lo a+b ≡ (%lo a)+b
```

It is a good idea to enclose operands of `%hi` or `%lo` in parentheses to avoid ambiguity. For example:

```
%hi(a) + b
```

Operators and Expressions

The following operators are recognized in constant expressions:

<i>Binary</i>	<i>Operators</i>	<i>Unary</i>	<i>Operators</i>
+	Integer Addition	+	(no effect)
-	Integer Subtraction	-	2's Complement
*	Integer Multiplication	~	1's Complement
/	Integer Division	%lo	(see above)
%	Modulo	%hi	(see above)
^	Exclusive OR		
<<	Left Shift		
>>	Right Shift		
&	Bitwise AND		
	Bitwise OR		

Note that the modulo operator `%` must not be immediately followed by a letter digit, to avoid confusion with register names or with `%hi` or `%lo`. The modulo operator is typically followed by a space or left parenthesis.

Although the above operators have the same precedence as in the C language, parenthesization of expressions is recommended to avoid ambiguity.

1.7. as Error Messages

Messages generated by the assembler are generally self explanatory and give sufficient information to allow one to correct a problem. Certain conditions cause the assembler to issue warnings associated with delay slots following Control Transfer Instructions (CTIs):

- set instructions in delay slots
- labels in delay slots
- segments that end in control/transfer instructions

These are not necessarily incorrect, but point to places where a problem could exist. If you have intentionally written code this way, you can inform the assembler that you know what you are doing by inserting a pseudo-op in a manner similar to a C programmer's using casts.

The `.empty` pseudo-operation in a delay slot tells the assembler that the delay slot can be empty or contain whatever follows, because you have verified that either the code is correct or the content of the delay slot doesn't matter. Avoid using `.empty` in assembly-language programs just as you would avoid using casts in C programs. The `.empty` pseudo-operation is used only in programs written in assembly language; Sun's compilers don't generate it.

Instruction-Set Mapp

The tables in this chapter describe the relationship between hardware instru of the SPARC architecture, as defined in *SPARC Processor Architecture*, an instruction set used by Sun Microsystems' SPARC Assembler.

2.1. Table Notation

The following table describes the notation used in the tables in the rest of th chapter to describe the instruction set of the assembler.

Table 2-1 *Notation*

<i>Symbol</i>	<i>Describes</i>	<i>Comment</i>
<i>reg</i>	%r0 ... %r31 %g0 ... %g7 %o0 ... %o7 %l0 ... %l7 %i0 ... %i7	(same as %r0...%r7) (same as %r8...%r15) (same as %r16...%r23) (same as %r24...%r31)
<i>freg</i>	%f0 ... %f31	
<i>creg</i>	%c0 ... %c31	
<i>value</i>		(an expression involving at most one relocatable symbol)
<i>const13</i>	<i>value</i>	(a signed constant which fits in 13 bits)
<i>const22</i>	<i>value</i>	(a constant which fits in 22 bits)
<i>asi</i>	<i>value</i>	(alternate address space identifier; an unsigned 8-bit value)
<i>reg_{rd}</i>		Destination register.
<i>reg_{rs1}, reg_{rs2}</i>		Source register 1, source register 2.
<i>regaddr</i>	<i>reg_{rs1}</i> <i>reg_{rs1} + reg_{rs2}</i>	Address formed with register contents only.
<i>address</i>	<i>reg_{rs1} + reg_{rs2}</i> <i>reg_{rs1} + const13</i> <i>reg_{rs1} - const13</i> <i>const13 + reg_{rs1}</i> <i>const13</i>	Address formed from register contents, immediate constant, or both.

Table 2-1 Notation—Continued

Symbol	Describes	Comment
<i>reg_or_imm</i>	<i>reg_{r2}</i> <i>const13</i>	Value from either a single register, or an immediate constant.

2.2. Integer Instructions

The following table outlines the correspondence between SPARC hardware integer instructions and SPARC assembly language instructions. The following notations are suffixed repeatedly to assembler mnemonics (and in upper case for SPARC architecture instruction names):

sr — status register.

a — instructions dealing with alternate space.

b — byte instructions.

h — halfword instructions.

d — doubleword instructions.

f — referencing floating-point registers.

c — referencing coprocessor registers.

rd — as a subscript, refers to a destination register in the argument list of an instruction.

rs — as a subscript, refers to a source register in the argument list of an instruction.

NOTE *The syntax of individual instructions is designed so that a destination operand (if any), which may be either a register or a reference to a memory location, is always the last operand in a statement.*

In the table below, curly brackets ({ }) mark optional arguments. Square brackets ([]) mark indirection: the *contents* of the addressed memory location are being read from or written to.

NOTE *All Bicc and Bfcc instructions, described in the following table, may indicate that the annul bit is to be set by appending “, a” to the opcode; e.g. “bgeu, a label”.*

Table 2-2 SPARC to Assembly Language Mapping

SPARC	Mnemonic	Argument List	Name	Comments
ADD ADDcc ADDX ADDXcc	add addcc addx addxcc	$reg_{rs1}, reg_or_imm, reg_{rd}$ $reg_{rs1}, reg_or_imm, reg_{rd}$ $reg_{rs1}, reg_or_imm, reg_{rd}$ $reg_{rs1}, reg_or_imm, reg_{rd}$	Add Add and modify icc Add with carry	
AND ANDcc ANDN ANDNcc	and andcc andn andncc	$reg_{rs1}, reg_or_imm, reg_{rd}$ $reg_{rs1}, reg_or_imm, reg_{rd}$ $reg_{rs1}, reg_or_imm, reg_{rd}$ $reg_{rs1}, reg_or_imm, reg_{rd}$	And	
Bicc Bicc	bn{, a} bne{, a} be{, a} bg{, a} ble{, a} bge{, a} bl{, a} bgu{, a} bleu{, a} bcc{, a} bcs{, a} bpos{, a} bneg{, a} bvc{, a} bvs{, a} ba{, a}	label label label label label label label label label label label label label label label label	Branch on integer condition codes	(branch never) (synonym: bnz) (synonym: bz) (synonym: bgeu) (synonym: blu) (synonym: b)
CALL	call	label{, n}	(n = # of out registers used as arguments)	
CBccc	cbn{, a} cb3{, a} cb2{, a} cb23{, a} cb1{, a} cb13{, a} cb12{, a} cb123{, a} cb0{, a} cb03{, a} cb02{, a} cb023{, a} cb01{, a} cb013{, a} cb012{, a} cba{, a}	label label label label label label label label label label label label label label label label	Branch on coprocessor condition codes	(branch never)

Table 2-2 SPARC to Assembly Language Mapping—Continued

SPARC	Mnemonic	Argument List	Name	Comments	
FBfcc	fbn{, a}	label	Branch on floating-point condition codes	(branch never)	
	fbu{, a}	label			
	fbg{, a}	label			
	fbug{, a}	label			
	fb1{, a}	label			
	fbul{, a}	label			
	fb1g{, a}	label			
	fbne{, a}	label			(synonym: fbnz)
	fbe{, a}	label			(synonym: fbz)
	fbue{, a}	label			
	fbge{, a}	label			
	fbuge{, a}	label			
	fble{, a}	label			
	fbule{, a}	label			
	fbo{, a}	label			
	fba{, a}	label			
FLUSH	flush	address	Instruction cache flush		
JMPL	jmp1	address, reg _{rd}	Jump and link		
LDSB	ldsb	[address], reg _{rd}	Load signed byte	(reg _{rd} must be even)	
LDSH	ldsh	[address], reg _{rd}	Load signed halfword		
LDSTUB	ldstub	[address], reg _{rd}	Load-store unsigned byte		
LDUB	ldub	[address], reg _{rd}	Load unsigned byte		
LDUH	lduh	[address], reg _{rd}	Load unsigned halfword		
LD	ld	[address], reg _{rd}	Load word		
LDD	ldd	[address], reg _{rd}	Load double word		
LDF	ld	[address], freg _{rd}	Load floating-point register		
LDFSR	ld	[address], %fsr			
LDDF	ldd	[address], freg _{rd}	Load double floating-point		
LDC	ld	[address], creg _{rd}	Load coprocessor		
LDCSR	ld	[address], %csr			
LDDC	ldd	[address], creg _{rd}	Load double coprocessor		
LDSBA	ldsba	[regaddr] asi, reg _{rd}	Load signed byte from alternate space		(reg _{rd} must be even)
LDSHA	ldsha	[regaddr] asi, reg _{rd}			
LDUBA	lduba	[regaddr] asi, reg _{rd}			
LDUHA	lduha	[regaddr] asi, reg _{rd}			
LDA	lda	[regaddr] asi, reg _{rd}			
LDDA	ldda	[regaddr] asi, reg _{rd}			
LDSTUBA	ldstuba	[regaddr] asi, reg _{rd}			

Table 2-2 SPARC to Assembly Language Mapping—Continued

SPARC	Mnemonic	Argument List	Name	Comments
MULScc	mulbcc	$reg_{rs1}, reg_or_imm, reg_{rd}$	Multiply step (and modify icc)	
NOP	nop		no operation	
OR	or	$reg_{rs1}, reg_or_imm, reg_{rd}$	Inclusive or	
ORcc	orcc	$reg_{rs1}, reg_or_imm, reg_{rd}$		
ORN	orn	$reg_{rs1}, reg_or_imm, reg_{rd}$		
ORNcc	orncc	$reg_{rs1}, reg_or_imm, reg_{rd}$		
RDASR	rd	$\%asr_{rs1}, reg_{rd}$		(see synthetic instruction)
RDY	rd	$\%y, reg_{rd}$		(see synthetic instruction)
RDPSR	rd	$\%psr, reg_{rd}$		(see synthetic instruction)
RDWIM	rd	$\%wim, reg_{rd}$		(see synthetic instruction)
RDTBR	rd	$\%tbr, reg_{rd}$		(see synthetic instruction)
RESTORE	restore	$reg_{rs1}, reg_or_imm, reg_{rd}$		(see synthetic instruction)
RETT	rett	address	Return from trap	
SAVE	save	$reg_{rs1}, reg_or_imm, reg_{rd}$		(see synthetic instruction)
SDIV	sdiv	$reg_{rs1}, reg_or_imm, reg_{rd}$	signed divide	
SDIVcc	sdiv	$reg_{rs1}, reg_or_imm, reg_{rd}$	signed divide and modify icc	
SMUL	smul	$reg_{rs1}, reg_or_imm, reg_{rd}$	signed multiply	
SMULcc	smulcc	$reg_{rs1}, reg_or_imm, reg_{rd}$	signed multiply and modify icc	
SETHI	sethi	const22, reg_{rd}	Set high 22 bits of r register	
	sethi	$\%hi(\text{value}), reg_{rd}$		(see synthetic instruction)
SLL	sll	$reg_{rs1}, reg_or_imm, reg_{rd}$	Shift left logical	
SRL	srl	$reg_{rs1}, reg_or_imm, reg_{rd}$	Shift right logical	
SRA	sra	$reg_{rs1}, reg_or_imm, reg_{rd}$	Shift right arithmetic	
STB	stb	$regaddr, [address]$	Store byte.	(synonyms: stub, st; (synonyms: stuh, stsh)
STH	sth	$regaddr, [address]$		
ST	st	$reg_{rd}, [address]$		(reg_{rd} must be even)
STD	std	$reg_{rd}, [address]$		
STF	st	$freg_{rd}, [address]$		
STDF	std	$freg_{rd}, [address]$		
STFSR	st	$\%fsr, [address]$	Store floating-point status register	
STDFQ	std	$\%fq, [address]$	Store double floating-point queue	
STC	st	$creg_{rd}, [address]$	Store coprocessor	

Table 2-2 SPARC to Assembly Language Mapping— Continued

SPARC	Mnemonic	Argument List	Name	Comments
UMULcc	umulcc	$reg_{rs1}, reg_or_imm, reg_{rd}$	unsigned multiply and modify icc	
UNIMP	unimp	const22	Unimplemented instruction	
WRASR	wr	$reg_or_imm, \%asr_{rs1}$		(see synthetic instructions (see synthetic instructions (see synthetic instructions (see synthetic instructions
WRY	wr	$reg_{rs1}, reg_or_imm, \%y$		
WRPSR	wr	$reg_{rs1}, reg_or_imm, \%psr$		
WRWIM	wr	$reg_{rs1}, reg_or_imm, \%wim$		
WRTBR	wr	$reg_{rs1}, reg_or_imm, \%tbr$		
XNOR	xnor	$reg_{rs1}, reg_or_imm, reg_{rd}$	Exclusive nor	
XNORcc	xnorcc	$reg_{rs1}, reg_or_imm, reg_{rd}$		
XOR	xor	$reg_{rs1}, reg_or_imm, reg_{rd}$	Exclusive or	
XORcc	xorcc	$reg_{rs1}, reg_or_imm, reg_{rd}$		

NOTE Trap numbers 16-31 are available for use by the user, and will not be usurped by Sun. Currently-defined trap numbers are those defined in `/usr/include/sun4/trap.h`, as follows:

```

0x00 ST_SYSCALL
0x01 ST_BREAKPOINT
0x02 ST_DIV0
0x03 ST_FLUSH_WINDOWS
0x04 ST_CLEAN_WINDOWS
0x05 ST_RANGE_CHECK
0x06 ST_FIX_ALIGN
0x07 ST_INT_OVERFLOW

```

2.3. Floating-Point Instructions

In the table below, the types of numbers being manipulated by an instruction are denoted by the following lowercase letters:

i — integer
s — single
d — double
q — quad

In some cases where more than one numeric type is involved, each instruction in a group is described. Otherwise, only the first member of a group is described.

Table 2-3 Floating-point Instructions

<i>SPARC</i>	<i>Mnemonic</i>	<i>Argument List</i>	<i>Description</i>
FiTOs	fitos	$freg_{rs2}, freg_{rd}$	Convert integer to single.
FiTOd	fitod	$freg_{rs2}, freg_{rd}$	Convert integer to double.
FiTOq	fitoq	$freg_{rs2}, freg_{rd}$	Convert integer to quad.
FsTOi	fstoi	$freg_{rs2}, freg_{rd}$	Convert single to integer.
FdTOi	fdtoi	$freg_{rs2}, freg_{rd}$	Convert double to integer.
FqTOi	fqtoi	$freg_{rs2}, freg_{rd}$	Convert quad to integer.
FsTOd	fstod	$freg_{rs2}, freg_{rd}$	Convert single to double.
FsTOq	fstoq	$freg_{rs2}, freg_{rd}$	Convert single to quad.
FdTOs	fdtos	$freg_{rs2}, freg_{rd}$	Convert double to single.
FdTOq	fdtoq	$freg_{rs2}, freg_{rd}$	Convert double to quad.
FqTOd	fqtod	$freg_{rs2}, freg_{rd}$	Convert quad to double.
FqTOs	fqtos	$freg_{rs2}, freg_{rd}$	Convert quad to single.
FMOVs	fmovs	$freg_{rs2}, freg_{rd}$	Move
FNEGs	fnegs	$freg_{rs2}, freg_{rd}$	Negate
FABSS	fabss	$freg_{rs2}, freg_{rd}$	Absolute value
FSQRTs	fsqrts	$freg_{rs2}, freg_{rd}$	Square root
FSQRTd	fsqrtd	$freg_{rs2}, freg_{rd}$	
FSQRTq	fsqrtq	$freg_{rs2}, freg_{rd}$	
FADDs	fadds	$freg_{rs1}, freg_{rs2}, freg_{rd}$	Add
FADDd	faddd	$freg_{rs1}, freg_{rs2}, freg_{rd}$	
FADDq	faddq	$freg_{rs1}, freg_{rs2}, freg_{rd}$	
FSUBs	fsubs	$freg_{rs1}, freg_{rs2}, freg_{rd}$	Subtract
FSUBd	fsubd	$freg_{rs1}, freg_{rs2}, freg_{rd}$	
FSUBq	fsubx	$freg_{rs1}, freg_{rs2}, freg_{rd}$	
FMULs	fmuls	$freg_{rs1}, freg_{rs2}, freg_{rd}$	Multiply
FMULd	fmuld	$freg_{rs1}, freg_{rs2}, freg_{rd}$	
FMULq	fmulq	$freg_{rs1}, freg_{rs2}, freg_{rd}$	
FdMULq	fmulq	$freg_{rs1}, freg_{rs2}, freg_{rd}$	Multiply double to quad.
FsMULd	fsmuld	$freg_{rs1}, freg_{rs2}, freg_{rd}$	Multiply single to double.
FDIVs	fdivs	$freg_{rs1}, freg_{rs2}, freg_{rd}$	Divide
FDIVd	fdivd	$freg_{rs1}, freg_{rs2}, freg_{rd}$	
FDIVq	fdivq	$freg_{rs1}, freg_{rs2}, freg_{rd}$	
FCMPs	fcmps	$freg_{rs1}, freg_{rs2}$	Compare
FCMPd	fcmpd	$freg_{rs1}, freg_{rs2}$	
FCMPq	fcmpq	$freg_{rs1}, freg_{rs2}$	

Table 2-3 Floating-point Instructions—Continued

SPARC	Mnemonic	Argument List	Description
FCMPES	fcmpes	$freg_{rs1}, freg_{rs2}$	Compare, Generate exception if unordered.
FCMPED	fcmped	$freg_{rs1}, freg_{rs2}$	
FCMPEQ	fcmpeq	$freg_{rs1}, freg_{rs2}$	

2.4. Coprocessor Instructions

All `cpopn` instructions take all operands from and return all results to coprocessor registers. The data types supported by the coprocessor are coprocessor-dependent. Operand alignment is coprocessor-dependent.

If the EC field of the PSR is 0, or if no coprocessor is present, a `cpopn` instruction causes a `cp_disabled` trap.

The conditions causing a `cp_exception` trap are coprocessor-dependent.

NOTE A non-`cpopn` (non-coprocessor-operate) instruction must be executed between a `cpop2` instruction and a subsequent `cbccc` instruction.

Table 2-4 Coprocessor Instructions

SPARC	Mnemonic	Argument List	Name	Comments
CPop1	cpop1	$opd, reg_{rs1}, reg_{rs2}, reg_{rd}$	Coprocessor operation	(may modify cc)
CPop2	cpop2	$opd, reg_{rs1}, reg_{rs2}, reg_{rd}$	Coprocessor operation	

2.5. Synthetic Instructions

This section describes the mapping of synthetic instructions to hardware instructions.

Table 2-5 Synthetic Instruction to Hardware Instruction Mapping

Synthetic Instruction	Hardware Equivalent(s)	Comment
<code>cmp</code> reg_{rs1}, reg_or_imm	<code>subcc</code> $.reg_{rs1}, reg_or_imm, \%g0$	(compare)
<code>jmp</code> $address$	<code>jmp1</code> $address, \%g0$	
<code>call</code> reg_or_imm	<code>jmp1</code> $reg_or_imm, \%o7$	
<code>tst</code> reg_{rs1}	<code>orcc</code> $reg_{rs1}, \%g0, \%g0$	(test)
<code>ret</code>	<code>jmp1</code> $\%i7+8, \%g0$	(return from subroutine)
<code>retl</code>	<code>jmp1</code> $\%o7+8, \%g0$	(return from leaf subroutine)
<code>restore</code>	<code>restore</code> $\%g0, \%g0, \%g0$	(trivial restore)
<code>save</code>	<code>save</code> $\%g0, \%g0, \%g0$	(trivial save) Warning: trivial save should only be used in kernel code!
<code>set</code> $value, reg_{rd}$	<code>or</code> $\%g0, value, reg_{rd}$	(if $-4096 \leq value \leq 4095$)

Table 2-5 Synthetic Instruction to Hardware Instruction Mapping—Continued

Synthetic Instruction		Hardware Equivalent(s)		Comment
set	value, reg _{rd}	sethi	%hi (value), reg _{rd}	(if ((value&0x1ff) == 0))
set	value, reg _{rd}	sethi or	%hi (value), reg _{rd} ; reg _{rd} , %lo (value), reg _{rd}	(otherwise) Warning: do not use set in an instruction's delay slot.
not	reg _{rs1} , reg _{rd}	xnor	reg _{rs1} , %g0, reg _{rd}	(one's complement)
not	reg _{rd}	xnor	reg _{rd} , %g0, reg _{rd}	(one's complement)
neg	reg _{rs2} , reg _{rd}	sub	%g0, reg _{rs2} , reg _{rd}	(two's complement)
neg	reg _{rd}	sub	%g0, reg _{rd} , reg _{rd}	(two's complement)
inc	reg _{rd}	add	reg _{rd} , 1, reg _{rd}	(increment by 1)
inc	const13, reg _{rd}	add	reg _{rd} , const13, reg _{rd}	(increment by const13)
inccc	reg _{rd}	addcc	reg _{rd} , 1, reg _{rd}	(increment by 1 and set icc)
inccc	const13, reg _{rd}	addcc	reg _{rd} , const13, reg _{rd}	(increment by const13 and set icc)
dec	reg _{rd}	sub	reg _{rd} , 1, reg _{rd}	(decrement by 1)
dec	const13, reg _{rd}	sub	reg _{rd} , const13, reg _{rd}	(decrement by const13)
deccc	reg _{rd}	subcc	reg _{rd} , 1, reg _{rd}	(decrement by 1 and set icc)
deccc	const13, reg _{rd}	subcc	reg _{rd} , const13, reg _{rd}	(decrement by const13 and set icc)
btst	reg_or_imm, reg _{rs1}	andcc	reg _{rs1} , reg_or_imm, %g0	(bit test)
bset	reg_or_imm, reg _{rd}	or	reg _{rd} , reg_or_imm, reg _{rd}	(bit set)
bclr	reg_or_imm, reg _{rd}	andn	reg _{rd} , reg_or_imm, reg _{rd}	(bit clear)
btog	reg_or_imm, reg _{rd}	xor	reg _{rd} , reg_or_imm, reg _{rd}	(bit toggle)
clr	reg _{rd}	or	%g0, %g0, reg _{rd}	(clear(zero) register)
clrb	[address]	stb	%g0, [address]	(clear byte)
clrh	[address]	sth	%g0, [address]	(clear halfword)
clr	[address]	st	%g0, [address]	(clear word)
mov	reg_or_imm, reg _{rd}	or	%g0, reg_or_imm, reg _{rd}	
mov	%y, reg _{rs1}	rd	%y, reg _{rs1}	
mov	%psr, reg _{rs1}	rd	%psr, reg _{rs1}	
mov	%wim, reg _{rs1}	rd	%wim, reg _{rs1}	
mov	%tbr, reg _{rs1}	rd	%tbr, reg _{rs1}	
mov	reg_or_imm, %y	wr	%g0, reg_or_imm, %y	
mov	reg_or_imm, %psr	wr	%g0, reg_or_imm, %psr	
mov	reg_or_imm, %wim	wr	%g0, reg_or_imm, %wim	
mov	reg_or_imm, %tbr	wr	%g0, reg_or_imm, %tbr	

2.6. Leaf Procedures

Leaf procedures are the outermost routines on the tree of a program, as a tree leaf is at the end of a stem on the branch of a tree.

Some leaf procedures can be made to operate *without* their own register window or stack frame, using their caller's instead. Such a leaf procedure is called an **optimized leaf procedure**. This can be done when the candidate procedure meets all of the following conditions:

- it contains no CALLs or JMWs to other procedures
- it contains no references to %sp, except in its SAVE instruction
- it contains no references to %fp
- it refers to, or can be made to refer to, no more than 8 of the 32 integer registers, inclusive of %o7, the "return address".

If a procedure conforms to all of the above conditions, it can be made to operate using its caller's stack frame and registers — an optimization that saves both time and space. When optimized, the procedure may only safely use registers whose use its caller already assumes to be volatile across a procedure call: %o0 ... %o5, %o7, and %g1. This may be expanded to registers %g1 ... %g7 if SPARC v8 compliance isn't required.

Leaf routines are most useful when they prevent expensive window overflow/underflow situations, saving many tens of cycles each.